Jump to content

Help: SDI and SQI interfaces on MSP430G2553?

Recommended Posts

The 23LC1024 1 Mbit SPI SRAM module from Microchip features SDI and SQI interfaces.



The 23A1024/23LC1024 also supports SDI (Serial Dual) and SQI (Serial Quad) mode of operation when used with compatible master devices. As a convention for SDI mode of operation, two bits are entered per clock using the SIO0 and SIO1 pins. Bits are clocked MSB first.


For SQI mode of operation, four bits of data are entered per clock, or one nibble per clock. The nibbles are clocked MSB first. 


As the clock rate can go up to 20 MHz, SDI

Link to post
Share on other sites

Yes, bit-banging seems the solution, but I don't want to spend more time coding and decoding the bytes to and from the 2 or 4 lines than using a plain mono-canal SPI.


On the SDI configuration, the first line gets the even bits while the second line gets the odd bits.


On the SQI configuration, first line gets bits 0 and 4, second line bits 1 and 5, third line bits 2 and 6 and forth line bits 3 and 7.

Link to post
Share on other sites

Seems simple enough, especially SQI where you just make sure Px.0 is the first line, Px.1 second, etc... then do something like:

PxOUT = byte;

<strobe clock>

PxOUT = byte >> 4;

<strobe clock>

or whatever... That might actually work best on a G2553 PW28 with PORT3 dedicated to the I/O lines somehow.

But yeah, somehow I believe the code/instruction overhead would make it less worthwhile than using SPI at SMCLK=MCLK.

Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...