Jump to content

Search the Community

Showing results for tags 'selm_'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • News
    • Announcements
    • Suggestions
    • New users say Hi!
  • Spotlight!
    • Sponsor Spotlight
    • Sponsor Giveaways
  • Energia
    • Energia - MSP
    • Energia - TivaC/CC3XXX
    • Energia - C2000
    • Energia Libraries
  • MSP Technical Forums
    • General
    • Compilers and IDEs
    • Development Kits
    • Programmers and Debuggers
    • Code vault
    • Projects
    • Booster Packs
    • Energia
  • Tiva-C, Hercules, CCXXXX ARM Technical Forums
    • General
    • SensorTag
    • Tiva-C, Hercules, CC3XXX Launchpad Booster Packs
    • Code Vault
    • Projects
    • Compilers and IDEs
    • Development Kits and Custom Boards
  • Beagle ARM Cortex A8 Technical Forums
    • General
    • Code Snippets and Scripts
    • Cases, Capes and Plugin Boards
    • Projects
  • General Electronics Forum
    • General Electronics
    • Other Microcontrollers
  • Connect
    • Embedded Systems/Test Equipment Deals
    • Buy, Trade and Sell
    • The 43oh Store
    • Community Projects
    • Fireside Chat
  • C2000 Technical Forums
    • General
    • Development Kits
    • Code Vault
    • Projects
    • BoosterPacks

Calendars

There are no results to display.


Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


Website URL


Location


Interests


Sparkfun


Github

Found 1 result

  1. I'm failing to see why I could not clock the CPU of the msp430g2452 for 32KHz wath crystal. I'm observing the same behavior from two different launchpad boards with soldered 32Khz crystal (one tiny yellow crystal that came with the kit and cylinder bigger one); and with several different msp430g2452. I'm observing the 32KHz square on P1.0 when it set to output the ACLK. Seems that the MCLK is always clocked from DCO regardless of the SELM_[0-3] I'm trying to push to BCSCTL2. I'm checking P2.1 output as it is software toggled in endless loop; it is 20 times slower than MCLK. What am I missing? in the block diagram slau144 page 275 MCLK should source DCO when set SELM_0 or SELM_1; or clock from LFXT1 when set SELM_2 or SELM_3. Code: #include <msp430g2452.h> int main(void) { WDTCTL = WDTPW + WDTHOLD; // // ACLK 32KHZ SMCLK 1MHz MCLK 50Hz // P1DIR |= 0x11; // P1SEL |= 0x11; // P2DIR |= 0x01; for (;;) P2OUT ^= 0x01; // ACLK 4KHZ SMCLK 130KHz MCLK 200Hz P1DIR |= 0x11; P1SEL |= 0x11; BCSCTL2 |= SELM_2; // SELM_0 or SELM_1 or SELM_2 or SELM_3 has no effect on P2.0 output BCSCTL1 |= DIVA_3; BCSCTL2 |= DIVM_3; BCSCTL2 |= DIVS_3; P2DIR |= 0x01; for (;;) P2OUT ^= 0x01; }
×