Jump to content

fatihinanc

Members
  • Content Count

    56
  • Joined

  • Last visited

  • Days Won

    2

fatihinanc last won the day on March 17 2015

fatihinanc had the most liked content!

About fatihinanc

  • Rank
    Level 1

Contact Methods

  • Website URL
    http://www.fatihinanc.com

Profile Information

  • Gender
    Male
  • Github
    https://github.com/fatihinanc/
  1. Hi jpnorair, Did you check this ? http://www.ti.com/tool/download/SIMPLELINK-CC13X0-SDK I think, you can find some useful information under doc folder. It seems TI will officially support both FreeRTOS and non-RTOS'ers.
  2. @@MSPLife I agree with @@chicken also, TI uses TPS series as there many low power LDOs in this family. LM series are old and not power efficient now. For exaple TPS782xx series. This LDO is only consumes 500nA with 150 mA load. This is very good value for a LDO. ST and other vendors have also similar LDOs but TI's is better one, I have ever seen yet.
  3. @@Lode Actually the documentation of this chip is not clear enough.
  4. @@Lode, Are you using TLV493 ?
  5. Hi bluehash, Good to see you've merged all forums together. 43oh will be more enjoyable place then before.
  6. @@nickn You just need to set PMM registers and change the core voltage step by step. The code which given below sets the core voltage to correct value and also generates 25 MHz from LFXT1(32.768kHz). It is referenced from TI code examples.(MSP430F55xx_UCS_10.c) Only difference is ACLK = LFXT1, not REFO. void set25mhz(void) { P5SEL |= BIT4 + BIT5; // Select XT1 // Increase Vcore setting to level3 to support fsystem=25MHz // NOTE: Change core voltage one level at a time.. SetVcoreUp (0x01); SetVcoreUp (0x02); SetVcoreUp (0x03); UCSCTL6 &= ~(XT1OFF); // XT1 On UCSCTL4 |= SELA_0; // ACLK = LFTX1 (by default) UCSCTL6 |= XCAP_3; // Internal load cap __bis_SR_register(SCG0); // Disable the FLL control loop UCSCTL0 = 0x0000; // Set lowest possible DCOx, MODx UCSCTL1 = DCORSEL_7; // Select DCO range 50MHz operation UCSCTL2 = FLLD_0 | 762; // Set DCO Multiplier for 25MHz // (N + 1) * FLLRef = Fdco // (762 + 1) * 32768 = 25MHz // Set FLL Div = fDCOCLK/2 __bic_SR_register(SCG0); // Enable the FLL control loop // Worst-case settling time for the DCO when the DCO range bits have been // changed is n x 32 x 32 x f_MCLK / f_FLL_reference. See UCS chapter in 5xx // UG for optimization. // 32 x 32 x 25 MHz / 32,768 Hz ~ 780k MCLK cycles for DCO to settle __delay_cycles(782000); // Loop until XT1,XT2 & DCO stabilizes - In this case only DCO has to stabilize do { UCSCTL7 &= ~(XT2OFFG | XT1LFOFFG | DCOFFG); // Clear XT2,XT1,DCO fault flags SFRIFG1 &= ~OFIFG; // Clear fault flags }while (SFRIFG1&OFIFG); // Test oscillator fault flag UCSCTL6 &= ~(XT1DRIVE_3); // Xtal is now stable, reduce drive strength } void SetVcoreUp (unsigned int level) { // Open PMM registers for write PMMCTL0_H = PMMPW_H; // Set SVS/SVM high side new level SVSMHCTL = SVSHE | SVSHRVL0 * level | SVMHE | SVSMHRRL0 * level; // Set SVM low side to new level SVSMLCTL = SVSLE | SVMLE | SVSMLRRL0 * level; // Wait till SVM is settled while ((PMMIFG & SVSMLDLYIFG) == 0); // Clear already set flags PMMIFG &= ~(SVMLVLRIFG | SVMLIFG); // Set VCore to new level PMMCTL0_L = PMMCOREV0 * level; // Wait till new level reached if ((PMMIFG & SVMLIFG)) while ((PMMIFG & SVMLVLRIFG) == 0); // Set SVS/SVM low side to new level SVSMLCTL = SVSLE | SVSLRVL0 * level | SVMLE | SVSMLRRL0 * level; // Lock PMM registers for write access PMMCTL0_H = 0x00; }
  7. Hey there, Is MSP430FR4133 have "CPU" or "CPUXV2" ? I didn't found any information about it is CPUXV2 or not. BTW, I just ordered one. FR4x and FR2x product line is really good for price/performance. MSP430FR4133 is only 1.55$
  8. Hi Did you select ST-LINK debugger in settings ? Default is simulator.
  9. Hello, I have tested 2x16 LCD and works well. Included pll and systick routines. Thist project is wroted withotut any driverlib functions. It will be a good example for "bare-metal coding". https://github.com/fatihinanc/stellaris-launchpad/tree/master/1602_lcd HD44780 1602 LCD Connections; RS -> PB0 EN -> PB1 D4 -> PD0 D5 -> PD1 D6 -> PD2 D7 -> PD3
  10. Cortex M0 architecture is quite easy And possible to making a simple example(UART,SPI,ADC etc.) is simply with libraries of provided by NXP,
  11. Thanks bluehash. I will edit my signature. Yes, I am a member of 43oh forum. And I hope this forum will be as populer as 43oh forum. Knowledge, increases by sharing... Thanks.
  12. Hi coffeBean, I have LPCXpresso 1114 and 1768 boards. I've worked but not a long time... Have you worked ?
×
×
  • Create New...